👤 Vaithiyanathan Gurumoorthy

The Dynamic Vedic Multiplier Implemented in FPGA for DSP applications. High speed digital design. Venkatesan K. and Sivaramakrishnan S.