👤 Jithesh C. P.

FPGA based implementation of self timed FIR filter. Methodology, Modeling, Implementation. Jithesh C. P.